

Design Methodology for Power-Constrained Low Noise RF Circuits

Jung-Suk Goo, Hee-Tae Ahn, Donald J. Ladwig[†]
Zhiping Yu, Thomas H. Lee, and Robert W. Dutton

Center for Integrated Systems, Stanford University, Stanford CA

**National Semiconductor, Santa Clara CA*

†Texas Instruments, Dallas TX




Integrated Circuits Lab
Center for Integrated Systems
Stanford University

Four Noise Parameters

- ⌘ Minimum Noise Factor (F_{min}) : Best achievable noise performance
- ⌘ Optimum Source Admittance (Y_{opt}) : Source admittance yielding NF_{min}
- ⌘ Equivalent Noise Resistance (R_n) : Sensitivity of NF when Y_s differs from Y_{opt}

$$F = F_{min} + \frac{(Y_s - Y_{opt})^2 R_n}{G_s}$$

- Desired to be*
- ❖ Low F_{min}
 - ❖ Small R_n
 - ❖ $Y_s \cong Y_{opt}$




Integrated Circuits Lab
Center for Integrated Systems
Stanford University


Integrated LNA Design

(Tuned LNA Architecture)

Basic Architecture



Conjugate Power Match





Controls noise performance. Why ?



Integrated Circuits Lab
Center for Integrated Systems
Stanford University

Integrated LNA Design (*Continue*)

(Power Matched Design)



$$F = F_{min} + \frac{(Y_s - Y_{opt})^2 R_n}{G_s}$$





Integrated Circuits Lab
 Center for Integrated Systems
 Stanford University

* M_2 contribution is excluded.

Integrated LNA Design (*Continue*)

(Power Matched Design)

* M_2 contribution is excluded.



- ❖ Optimum L_s is bias dependent and linearly scaled by the current specification.
- ❖ The achievable noise figure is independent of the current specification and quite close to the intrinsic NF_{min} .




Integrated Circuits Lab
Center for Integrated Systems
Stanford University


Integrated LNA Design (Continue)

(Power Constrained Performance, $Z_s = Z_{in} = 50\Omega$)

Optimum Impedance (Z_{opt})



Matched Cascode



Mismatched Cascode




Integrated Circuits Lab
 Center for Integrated Systems
 Stanford University

$$F = F_{min} + \frac{(Y_s - Y_{opt})^2 R_n}{G_s}$$


Integrated LNA Design (*Continue*)

(Power Constrained Performance, $Z_s=Z_{in}=50\Omega$)

Noise Resistance (R_n)



Noise Figure (NF)




Integrated Circuits Lab
Center for Integrated Systems
Stanford University

$$F = F_{min} + \frac{(Y_s - Y_{opt})^2 R_n}{G_s}$$


Integrated LNA Design (Continue)

(Impact of Pad Capacitance, $Z_s = Z_{in} = 50\Omega$)

Optimum Impedance (Z_{opt})



Noise Resistance (R_n)




Integrated Circuits Lab
 Center for Integrated Systems
 Stanford University

$$F = F_{min} + \frac{(Y_s - Y_{opt})^2 R_n}{G_s}$$


Integrated LNA Design (Continue)

(Impact of Pad Capacitance, $Z_s=Z_{in}=50\Omega$)

Noise Figure (NF)





Gain (s_{21})



Integrated Circuits Lab
Center for Integrated Systems
Stanford University

LNA Implementation *(Continue)*

(Implementation , $Z_s=Z_{in}=50\Omega$)



- ⌘ 800MHz single-ended
- ⌘ 0.24 μm , silicided-poly, 5-metals
- ⌘ $W_1=90$, $W_2=45$ (not optimized)
- ⌘ 5 μm -long gate fingers
- ⌘ M5 spiral inductors w/ patterned ground shield
- ⌘ M5/M1 pad capacitors
- ⌘ 24-pin LLP package
- ⌘ An off-chip inductor for L_g



Integrated Circuits Lab
Center for Integrated Systems
Stanford University

LNA Implementation *(Continue)*

(Performance)

Parameters	Measured Value
Frequency	800 MHz
Supply Voltage	2.0 V
Power Consumption	7.5 mW
Noise Figure	0.9±0.2 dB
Available Gain	8.8 dB
s_{11}	-38.1 dB
IIP3	7.1 dBm
Die Area	0.19 mm ²

Just adds 0.3dB to NF_{min}



Integrated Circuits Lab
Center for Integrated Systems
Stanford University

Conclusions

- ❖ Overall NF is controlled by L_s : Optimal L_s achieves NF close to intrinsic NF_{min} with a perfect power match.
- ❖ For a fixed Z_s , simultaneous choice of V_{gs} and width of input stage is most critical in design.
- ❖ Mismatched cascode stage determines the lower limit of noise figure.
- ❖ Pad capacitance provides another design flexibility.
- ❖ CMOS LNA can be competitive with GaAs and Bipolar in low GHz range.



Integrated Circuits Lab
Center for Integrated Systems
Stanford University